EPISODE · Mar 31, 2018 · 1H 14M
Verilog Design Patttern (eh18)
from Chaos Computer Club - archive feed · host hsank
In the last time, Verilog becomes quite popular among Hackers - based on the hype the FOSS Yosys Toolchain kicked off for the iCE40 FPGAs. It is a known fact, that everybody can learn faster from someone which already did the stuff more than once. While freelancing in Chip Design for two decades I like to share Design Pattern in Verilog. Design Pattern means, - styleguides which results in readable code, - how to write good and fast Finite State Machines, why they are so useful, - how to deal with clock-domain crossing and why we might need that, - how to structure your source code design files, - how to use Makefiles for that, and much, much more. All with code snippets to show and explain. I can't be stopped, until the time slot is closed. about this event: https://c3voc.de
What this episode covers
In the last time, Verilog becomes quite popular among Hackers - based on the hype the FOSS Yosys Toolchain kicked off for the iCE40 FPGAs. It is a known fact, that everybody can learn faster from someone which already did the stuff more than once. While freelancing in Chip Design for two decades I like to share Design Pattern in Verilog. Design Pattern means, - styleguides which results in readable code, - how to write good and fast Finite State Machines, why they are so useful, - how to deal with clock-domain crossing and why we might need that, - how to structure your source code design files, - how to use Makefiles for that, and much, much more. All with code snippets to show and explain. I can't be stopped, until the time slot is closed. about this event: https://c3voc.de
NOW PLAYING
Verilog Design Patttern (eh18)
No transcript for this episode yet
Similar Episodes
Jun 9, 2026 ·50m
Jun 1, 2026 ·31m
May 25, 2026 ·39m
May 17, 2026 ·37m
May 8, 2026 ·39m
Apr 28, 2026 ·25m