Skip to content
Building, programming, and validating low-power heterogeneous multi-core image processors episode artwork

EPISODE · Mar 26, 2015 · 1H

Building, programming, and validating low-power heterogeneous multi-core image processors

from InvasIC Seminar: Vorträge im SFB/TRR 89 · host Dr. Menno Lindwer

This talk highlights challenges and contributions in worst-case execution time analysis for real-time system considering architectural changes over time and discusses future trends and open research problems.

Episode metadata supplied by the publisher feed · Published Mar 26, 2015

Embed this episode

Ready to play

Building, programming, and validating low-power heterogeneous multi-core image processors

0:00 1:00:04

No transcript for this episode yet

We transcribe on demand. Request one and we'll notify you when it's ready — usually under 10 minutes.

No similar episodes found.

Frequently Asked Questions

How long is this episode of InvasIC Seminar: Vorträge im SFB/TRR 89?

This episode is 1 hour and 0 minutes long.

When was this InvasIC Seminar: Vorträge im SFB/TRR 89 episode published?

This episode was published on March 26, 2015.

Can I download this InvasIC Seminar: Vorträge im SFB/TRR 89 episode?

Yes. Use the download control on the episode player to save the publisher-provided media file.
URL copied to clipboard!