Skip to content
Dataflow based Design and Implementation for Multicore Digital Signal Processors episode artwork

Aug 13, 2015 1 hr 6 min

Dataflow based Design and Implementation for Multicore Digital Signal Processors

from InvasIC Seminar: Vorträge im SFB/TRR 89 Hosted by Prof. Dr. Shuvra S. Bhattacharyya

In recent years, we have been seeing increased hardware and software support for dataflow programming incorporated into multicore digital signal processors (MDSPs) and their design environments. Key application areas for such technology include wireless communications, embedded computer vision, and financial signal processing. In this talk, I will discuss challenges in optimized mapping of signal processing dataflow graphs onto state-of-the-art MDSPs, and I will review a number of powerful techniques for dataflow modeling and scheduling that have been developed in recent years to address these challenges. I will conclude with a discussion on emerging trends in the design and implementation of MDSP-­-based signal processing systems.

Episode details come from the podcast's RSS feed.

Embed this episode

In recent years, we have been seeing increased hardware and software support for dataflow programming incorporated into multicore digital signal processors (MDSPs) and their design environments. Key application areas for such technology include wireles...

Ready to play

Dataflow based Design and Implementation for Multicore Digital Signal Processors

0:00 1:06:24

No transcript yet.

Requests help us decide what to transcribe next.

Frequently asked questions

How long is this episode of InvasIC Seminar: Vorträge im SFB/TRR 89?

This episode is 1 hour and 6 minutes long.

When was this InvasIC Seminar: Vorträge im SFB/TRR 89 episode published?

This episode was published on August 13, 2015.

Can I download this InvasIC Seminar: Vorträge im SFB/TRR 89 episode?

Yes. Use the download control on the episode player to save the publisher-provided media file.